



Count_start
Count_en_1
Clk
Counter_6bit
Count_out
i
Co
Input [127:0]
S_1
D_out
en_A
A_Reg
A_out
[127:96]
out = {A_out, B_out, C_out, D_out}
S_2
B_new
en_B
B_Reg
B_out
[95:64]
S_3
B_out
en_C
C_Reg
C_out
[63:32]
S_4
C_out
en_D
D_Reg
D_out
[31:0]
i
B_out
C_out
Dout
F
generator
F
i
fb
load_x
en_x
clk
x_shift_reg
x[5:0]
x[5:0]
fb_generator
fb


load = 11
load_C2
Counter_2
clk
down_Counter
Counter_out
i
step
step
DCounter_step_load
DCounter_step_en
Down_Counter step
DCounter_step out
F
A_out
Constant
D_out
C_out
B_out
A_out
11
10
01
00
rnd
Adder1
F_final
F_final
load_left_shift
en_left_shift
left_shift_reg
F_rotated
F_rotated
B_out
Adder_1
B_new
start_rnd
x[5:4]
rnd_generator
rnd
done_rnd
i
Rom
Constant

Controller تولید عدد تصادفی



تولید هش Controller

initial اولیه Reg هارو نمیدونم

